< Back to Article
The configuration of the architecture for dimensionality reduction.
doi: https://doi.org/10.1371/journal.pcbi.1012689.t003