Advertisement
Browse Subject Areas
?

Click through the PLOS taxonomy to find articles in your field.

For more information about PLOS Subject Areas, click here.

< Back to Article

A shared synapse architecture for efficient FPGA implementation of autoencoders

Table 3

Equations for the number of clock cycles.

Table 3

doi: https://doi.org/10.1371/journal.pone.0194049.t003